XJTAG Blog

From version 2.6.2 onwards XJEase supports the printing of device, pin and net links which launch and get highlighted in Layout Viewer from XJRunner and XJDeveloper (provided there is an ODB++ netlist available for the board). Read the rest of this entry »

If your project uses an ODB++ netlist, then you can take advantage of the Layout Viewer in both XJDeveloper and XJRunner. Layout Viewer uses the layout information in the netlist to allow you to visualise the physical location of components, pins and nets on a board. This is especially useful for visualising errors from the connection test to guide you towards the most likely location of a fault on a board. Read the rest of this entry »

Version 2.6 of XJDeveloper has two exciting new features that make developing your projects easier – a library of definitions for devices and a “suggest categorisation” feature. Read the rest of this entry »

From version 2.4 XJDeveloper and XJRunner support logic devices. A library of definitions for common logic devices is shipped with XJDeveloper. This post details this feature. Read the rest of this entry »

This post outlines how to categorise a device as a logic device in XJDeveloper and explains some of the useful features. Read the rest of this entry »

This post introduces the new DFT reports which are generated from the DFT analysis data. This is a feature introduced in XJTAG version 2.4.
Read the rest of this entry »

In the XJTAG application note “Working with configured Xilinx and Altera devices” the point is made that the way to get the best test coverage is to test with blank devices.

Blanking a device has its own challenges – Read the rest of this entry »

The DFT Analysis screen in XJTAG version 2.4 has been completely redesigned to allow you to assess the test coverage of your circuit design more easily and in a more efficient way. This post highlights the most important new features. Read the rest of this entry »

We asked one of the guys in-house who works with XJDeveloper most of the time to give some tips from his experience of setting up projects, and here is what he came up with: Read the rest of this entry »

Why use CONNECT not PULL for low-value pull resistors? When a resistor is specified as a pull resistor the XJTAG system will expect two things: Read the rest of this entry »