Welcome to the XJTAG blog
We believe that sharing our knowledge will help you get the most out of your XJTAG system. This is where our development and support team share their insights and experience. You’ll find posts highlighting particular features of the different software packages that make up the XJTAG development system or aspects of the XJEase language.
Above all this blog is for YOU. We’d love to hear your feedback and suggestions for topics.
Just click the button above and let us know!
XJTAG version 3.5
A new major version of XJTAG – version 3.5 – is now available from our website for users who are in maintenance. […]
Short circuiting logical operators in XJEase
A boolean expression in XJEase is an expression that is considered to evaluate to either false or true. Boolean values are represented by an integer, where 0 is false and any other value is considered to be true. The standard Globals.xje that is included in all new projects has two constants defined, FALSE and TRUE. In XJEase we have three [...]
XJFlash adds support for Cyclone V SoC devices
XJFlash, XJTAG’s ultra-fast flash programmer, now supports programming flash devices connected to Altera Cyclone V SoC FPGAs. The flash can be connected to the FPGA Fabric or the Hard Processor System (HPS) pins, and includes support for different flash types including many QSPI devices. […]
XJFlash adds support for Zynq-7000 devices
XJFlash, XJTAG’s ultra-fast flash programmer, now supports programming flash devices connected to the Zynq-7000’s Processing System (PS), including support for programming QSPI configuration devices. Flash devices connected directly to the Zynq-7000’s Programmable Logic (PL) are also supported. […]
XJRun – Command-line Test Runner
Most of our users will be familiar with XJRunner, our production test runner, but many perhaps will not be aware of the command-line version, XJRun, that also comes as part of the XJTAG installation. […]
Creating SVF files using Xilinx Vivado
Creating SVF files to program Xilinx FPGAs has historically been accomplished using iMPACT, installed as part of Xilinx’s ISE Design Suite. With Xilinx’s most recent FPGAs this is no longer possible and instead their new tool, Vivado, must be used. The following instructions guide you through this process and assume version 2016.1 or later of Vivado. […]