Request a Demo

Improve your board test and debug process, XJTAG can speed up your design and development as well as providing excellent test coverage in production.
Request a demonstration of the XJTAG suite of test tools today

FREE board setup

FREE board setup
/ XJDeveloper

Importing BOM From Excel Files

A Bill Of Materials (BOM) can be added to a board by importing from the netlist, from a suitable schematic file, or from a separate BOM file. […]

By |Categories: Features, Releases, Support, XJDeveloper|Tags: , , |

User XJEase Libraries – part 1

A new feature in XJTAG 3.11 is the ability to create user-defined XJEase libraries containing your own XJEase device files and additional code files. Part 1 in this 2 part blog series will explain how to use the new XJEase Library Editor application to create user libraries. Part 2 will then explore how user libraries are used in XJDeveloper. […]

By |Categories: Features, Releases, XJDeveloper, XJEase|Tags: , , |

Background XJEase Compilation

A time-saving feature of XJTAG v3.10 is streamlined background compilation of projects, drastically reducing the startup time to run tests. […]

By |Categories: XJDeveloper|Tags: , |

XJEase Global Variable Overrides

XJTAG 3.10 adds a control that allows the default values of XJEase global variables to be overridden. In XJDeveloper, clicking on ‘Options’ at the bottom of the test list on the Run Tests screen now includes a Set Global Variables tab: […]

By |Categories: Features, XJDeveloper, XJRunner|Tags: , , , |

Stuck-at testing on 1149.6 pins

One of the standard types of testing that is done in XJTAG’s Connection Test is to detect stuck-high and stuck-low faults (shorts to power/ground). Using the IEEE 1149.1 JTAG standard this can be done providing the net has full IN/OUT functionality – that is to say it can both drive output and read input at the same time.  The test is implemented by driving the net high or low and then checking that the value read from the net changes to reflect the value driven. […]

By |Categories: Connection Test, Support, XJDeveloper|Tags: , , |

Revisions – part 3

This blog article is the final part of the three part series detailing the new Revisions feature in XJDeveloper 3.10. This article looks under the hood at how the device matching algorithm works. […]

By |Categories: Board Design, Features, XJDeveloper|Tags: , , |

Revisions – part 2

This blog article is the second part of a three part series detailing the new Revisions feature in XJDeveloper 3.10. This article covers the setup process for a revisions project. […]

By |Categories: Features, XJDeveloper|Tags: , , , |

Revisions – part 1

The big new feature in XJTAG 3.10 is Revisions support. We will be posting a 3 part blog series to go in to detail on how it works and how it can help you save time in your board setups. […]

By |Categories: Board Design, Features, XJDeveloper|Tags: , , |

PCOLA/SOQ Test Coverage in XJTAG. Part 1.

PCOLA/SOQ is a unified way to assess the test coverage offered by testing systems. Rather than directly considering what the test system can detect, it starts by considering everything that could be at fault in the device under test, and then scores how well the test system could identify such faults. […]

By |Categories: Features, Releases, XJDeveloper|Tags: , , |

Using IIC to enable power supplies on your board

With the introduction of External Hardware per Subchain in XJDeveloper v3.9 it is possible to write a test that powers up your board using your XJLink2 to directly control the IIC pins before the JTAG chain is operable. Following is an example of how to set up this test in your project: […]

By |Categories: Features, Other, Support, XJDeveloper, XJEase|Tags: , , , , |